

# **Model-based Architecting and Optimization of Distributed Integrated Modular Avionics**

Vom Promotionsausschuss der  
Technischen Universität Hamburg-Harburg  
zur Erlangung des akademischen Grades  
Doktor-Ingenieur  
genehmigte Dissertation

von

Dipl.-Ing.  
Björn Annigöfer

aus Freiburg i. Br.

2015

1. Gutachter:

Prof. Dr.-Ing. Frank Thielecke  
Institut für Flugzeug-Systemtechnik  
Technische Universität Hamburg-Harburg
2. Gutachter:

Prof. Dr.-Ing. Reinhard Reichel  
Institut für Luftfahrtsysteme  
Universität Stuttgart

Tag der mündlichen Prüfung: 23. Januar 2015

Schriftenreihe Flugzeug-Systemtechnik

Band 1/2015

**Björn Annighöfer**

**Model-based Architecting and Optimization  
of Distributed Integrated Modular Avionics**

Shaker Verlag  
Aachen 2015

**Bibliographic information published by the Deutsche Nationalbibliothek**

The Deutsche Nationalbibliothek lists this publication in the Deutsche Nationalbibliografie; detailed bibliographic data are available in the Internet at <http://dnb.d-nb.de>.

Zugl.: Hamburg-Harburg, Techn. Univ., Diss., 2015

Copyright Shaker Verlag 2015

All rights reserved. No part of this publication may be reproduced, stored in a retrieval system, or transmitted, in any form or by any means, electronic, mechanical, photocopying, recording or otherwise, without the prior permission of the publishers.

Printed in Germany.

ISBN 978-3-8440-3420-2

ISSN 1861-5279

Shaker Verlag GmbH • P.O. BOX 101818 • D-52018 Aachen

Phone: 0049/2407/9596-0 • Telefax: 0049/2407/9596-9

Internet: [www.shaker.de](http://www.shaker.de) • e-mail: [info@shaker.de](mailto:info@shaker.de)

# Contents

<b>List of Figures</b>	<b>ix</b>
<b>List of Tables</b>	<b>xiii</b>
<b>Nomenclature</b>	<b>xv</b>
Symbols . . . . .	xv
Abbreviations . . . . .	xviii
<b>1 Introduction</b>	<b>1</b>
1.1 DIMA Architecture Design . . . . .	3
1.2 Short State-of-the-art Review . . . . .	6
1.3 Scope of Thesis . . . . .	7
1.4 Structure of Thesis . . . . .	8
<b>2 DIMA - Distributed Integrated Modular Avionics</b>	<b>9</b>
2.1 Avionics Evolution . . . . .	10
2.1.1 Federated Avionics . . . . .	10
2.1.2 IMA - Integrated Modular Avionics . . . . .	11
2.1.3 DIMA - Distributed Integrated Modular Avionics . . . . .	13
2.2 DIMA Wording . . . . .	14
2.3 DIMA Technology . . . . .	16
2.3.1 Devices/Modules . . . . .	17
2.3.2 Communication . . . . .	19
2.3.3 Software . . . . .	24
2.4 DIMA Development Process . . . . .	30
2.4.1 Process Roles . . . . .	32
2.4.2 Design Process . . . . .	34
2.5 DIMA Architecture Evaluation Criteria . . . . .	35

2.6	Current Future Trends in Avionics Systems . . . . .	42
2.6.1	Communication Trends . . . . .	42
2.6.2	Towards Reconfiguration . . . . .	44
2.6.3	New Hardware Concepts . . . . .	46
2.7	Summary of DIMA Technologies and Processes . . . . .	47
<b>3</b>	<b>Modeling of DIMA Architectures</b>	<b>49</b>
3.1	What has to be modeled? . . . . .	49
3.1.1	DIMA Architecture . . . . .	50
3.1.2	Driving Requirements . . . . .	53
3.1.3	Manual and Automatic Workflow . . . . .	56
3.2	State-of-the-art of Avionics Architecture Modeling . . . . .	58
3.2.1	Architecture Analysis and Design Language (AADL) .	59
3.2.2	IMA Device Modeling . . . . .	59
3.2.3	ADCN Modeling . . . . .	61
3.2.4	Comparison of Modeling Approaches . . . . .	63
3.3	A Multi-layer DIMA Architecture Model . . . . .	64
3.3.1	Systems Layer . . . . .	66
3.3.2	Generic System Constraints . . . . .	71
3.3.3	Hardware Layer . . . . .	77
3.3.4	Installation Layer . . . . .	80
3.3.5	Scenario Layer . . . . .	84
3.3.6	Mapping Layer . . . . .	84
3.3.7	Definitions Layer . . . . .	89
3.4	Summary of DIMA Architecture Modeling . . . . .	92
<b>4</b>	<b>DIMA Architecture Optimization</b>	<b>93</b>
4.1	Intention and Requirements of Optimization . . . . .	94
4.2	State-of-the-art of Architecture Optimization . . . . .	97
4.2.1	Distributed Computing System Optimizations . . . . .	97
4.2.2	Multi-objective Optimizations of Airborne Systems .	102
4.2.3	General Purpose System Optimization . . . . .	103
4.2.4	Comparison of Optimization Approaches . . . . .	104

4.3	Modular DIMA Architecture Optimization Methodology . . . . .	105
4.3.1	Device Assignment Routine (I) . . . . .	110
4.3.2	Task Assignment Routine (II) . . . . .	111
4.3.3	Peripheral Wire Assignment Routine (III) . . . . .	112
4.3.4	Link Assignment Routine (IV) . . . . .	113
4.3.5	Signal Assignment Routine (V) . . . . .	114
4.3.6	Device Type Optimization Routine (VI) . . . . .	115
4.3.7	Network Optimization Routine (VII) . . . . .	119
4.3.8	Topology Optimization Routine (VIII) . . . . .	121
4.4	Summary of DIMA Architecture Optimization . . . . .	121
<b>5</b>	<b>Solving the Architecture Optimization Problems</b>	<b>123</b>
5.1	Multi-Objective Combinatorial Optimization . . . . .	124
5.1.1	Integer Programming . . . . .	124
5.1.2	Best-Practice BP-Solving . . . . .	128
5.1.3	Multi-objective Solving with Pareto-front-sampling . . . . .	131
5.2	Optimization Problem Formulations . . . . .	133
5.2.1	Device Assignment BP . . . . .	133
5.2.2	Task Assignment BP . . . . .	137
5.2.3	Routing BPs . . . . .	142
5.2.4	Device Type Optimization BP . . . . .	150
5.2.5	Network Optimization BP . . . . .	159
5.2.6	Topology Optimization BP . . . . .	160
5.3	Formulation of Objectives . . . . .	164
5.3.1	Mass . . . . .	164
5.3.2	SSC - Ship-Set Costs . . . . .	166
5.3.3	OIC - Operational Interruption Costs . . . . .	168
5.3.4	IPC - Initial Provisioning Costs . . . . .	172
5.3.5	Optimization Routine Specific Implementations . . . . .	174
5.4	Summary of Solving Approaches . . . . .	187
<b>6</b>	<b>Studies on DIMA Architecture Optimization</b>	<b>189</b>
6.1	Medium-scale Architecture Studies . . . . .	190
6.1.1	Medium-scale Studies Setup . . . . .	195

6.1.2	Results of Medium-scale Studies . . . . .	199
6.2	Large-scale Architecture Study . . . . .	222
6.3	Discussion of Optimization Studies Results . . . . .	225
6.4	Summary of Architecture Design Studies . . . . .	228
<b>7</b>	<b>Conclusion</b>	<b>231</b>
<b>A</b>	<b>Mathematical Foundations</b>	<b>237</b>
A.1	Combinatorial Optimization . . . . .	237
A.1.1	General Assignment Problems . . . . .	241
A.1.2	Solving Algorithms . . . . .	243
A.1.3	Speed-up Solving . . . . .	252
A.1.4	Infeasibility Analysis . . . . .	254
A.2	Graph Theory . . . . .	255
A.2.1	Shortest-path . . . . .	256
A.3	Multi-objective Optimization . . . . .	258
<b>B</b>	<b>Implementation</b>	<b>263</b>
<b>Bibliography</b>		<b>265</b>

# List of Figures

1.1	Sketch of a current DIMA system . . . . .	3
1.2	Steps of DIMA design . . . . .	4
2.1	Example of a federated avionics architecture . . . . .	10
2.2	Example of an IMA avionics architecture . . . . .	12
2.3	Example of an DIMA avionics architecture . . . . .	14
2.4	General structure of DIMA device software system . . . . .	25
2.5	V-Model typical for the development of aircraft systems . . . . .	31
2.6	Roles and workflow of the DIMA development process . . . . .	33
2.7	Aircraft system failure event probability and classification of consequence . . . . .	39
2.8	Reconfiguration example . . . . .	45
3.1	An example of a DIMA based high lift system . . . . .	51
3.2	Architecture analysis and design language (AADL) . . . . .	59
3.3	Multi-layer DIMA architecture model . . . . .	65
3.4	DIMA architectures meta-model . . . . .	67
3.5	Example system model . . . . .	68
3.6	Systems meta-model . . . . .	70
3.7	System constraints . . . . .	72
3.8	Correct use of segregation constraints . . . . .	74
3.9	Capability concept . . . . .	78
3.10	Example hardware model . . . . .	79
3.11	Systems meta-model . . . . .	79
3.12	Example installation model . . . . .	82
3.13	Aircraft model class diagram . . . . .	83
3.14	Scenario meta-model . . . . .	85
3.15	Mapping model example . . . . .	86

## *List of Figures*

---

3.16 Mapping meta-model . . . . .	88
3.17 Definitions meta-model . . . . .	91
4.1 Task assignment algorithms . . . . .	98
4.2 DIMA optimization methodology . . . . .	107
4.3 Device assignment problem . . . . .	111
4.4 Task assignment routine . . . . .	112
4.5 Peripheral wire assignment routine . . . . .	113
4.6 Link assignment routine . . . . .	114
4.7 Signal assignment routine . . . . .	115
4.8 Device type optimization . . . . .	116
4.9 Device type max-architecture method . . . . .	118
4.10 Network optimization . . . . .	119
4.11 Network optimization method . . . . .	120
4.12 Topology optimization . . . . .	122
5.1 LP vs. IP polytope . . . . .	125
5.2 MILP solver benchmark . . . . .	130
5.3 Pareto-front-sampling . . . . .	133
5.4 Routing Optimization . . . . .	143
5.5 Routing with pre-calculated paths example . . . . .	149
6.1 Medium-scale architecture aircraft dimensions . . . . .	190
6.2 Medium-scale architecture installation locations and cable routes .	191
6.3 Medium-scale architecture aircraft systems . . . . .	192
6.4 System peripheral locations . . . . .	193
6.5 Pareto fronts of optimization studies . . . . .	201
6.6 Pareto front for mass and OIC . . . . .	202
6.7 Manually derived devices and task mapping for the medium-scale architecture . . . . .	203
6.8 Manually derived network and routing for the medium-scale archi- tecture . . . . .	204
6.9 Solution 1: signal routing . . . . .	205
6.10 Solution 2: device assignment . . . . .	206
6.11 Solution 4a: task assignment . . . . .	207

6.12 Solution 4b: task assignment . . . . .	207
6.13 Solution 5a: network optimization . . . . .	209
6.14 Solution 5b: network optimization . . . . .	209
6.15 Solution 5c: network optimization . . . . .	210
6.16 Solution 6a: device type optimization . . . . .	211
6.17 Solution 6b: device type optimization . . . . .	212
6.18 Solution 6c: device type optimization . . . . .	213
6.19 Solution 7a: mixed device type optimization . . . . .	214
6.20 Solution 7b: mixed device type optimization . . . . .	215
6.21 Solution 7c: mixed device type optimization . . . . .	216
6.22 Solution 8a: device type + network optimization . . . . .	216
6.23 Solution 8b: device type + network . . . . .	217
6.24 Solution 9a: topology optimization (Mapping) . . . . .	218
6.25 Solution 9a: topology optimization (Routing) . . . . .	219
6.26 Solution 9b: topology optimization (Mapping) . . . . .	219
6.27 Solution 9b: topology optimization (Routing) . . . . .	221
A.1 A discrete optimization problem . . . . .	239
A.2 Combinatorial optimization techniques . . . . .	244
A.3 Branch-and-bound . . . . .	248
A.4 Cutting planes . . . . .	249
A.5 Branch-and-bound with special ordered sets . . . . .	254
A.6 Graph fundamentals . . . . .	255
A.7 Shortest path . . . . .	257
A.8 Multi-objective optimization strategies . . . . .	259
A.9 Domination and Pareto front bounds . . . . .	262



# List of Tables

2.1 DIMA architecture evaluation objectives . . . . .	37
5.1 Mass objective dependency . . . . .	167
5.2 SSC objective dependency . . . . .	169
5.3 SSC objective dependency . . . . .	173
5.4 IPC objective dependency . . . . .	175
6.1 Resource types required by tasks in the medium-scale architecture . . . . .	194
6.2 DIMA platform for medium-scale architecture . . . . .	195
6.3 I/O allocation of device types . . . . .	220
6.4 Problem sizes and calculation times for studies on the medium-scale architecture . . . . .	223



# Nomenclature

## Symbols

### Caligraphic Symbols

Symbol	Unit	Description
$\mathcal{C}$		Capabilities
$ \mathcal{C} $		Number of capabilities per device
$\mathcal{D}$		Devices
$ \mathcal{D} $		Number of devices
$\mathcal{E}$		Power source
$\mathcal{I}$		Installation locations
$ \mathcal{I} $		Number of installation locations
$\mathcal{J}$		Cable route joints
$\mathcal{K}$		Device types (part number)
$ \mathcal{K} $		Number of device types
$\mathcal{L}$		Links
$\mathcal{N}$		Network comprising switches and links $\mathcal{N} = \{\mathcal{D}^{\text{Switch}}, \mathcal{L}\}$
$\mathcal{P}$		Peripherals
$\mathcal{Q}$		Peripheral wires connecting a DIMA device to peripherals
$\mathcal{R}$		Resources types
$ \mathcal{R} $		Number of device resource types
$\mathcal{S}$		Signals
$\mathcal{T}$		Tasks
$ \mathcal{T} $		Number of tasks
$\mathcal{U}$		Cable Routes
$\mathcal{W}$		Wire types

## Gothic Symbols

Symbol	Unit	Description
$\mathfrak{A}$		Atomic constraint
$\mathfrak{D}$		Devices constraint
$\mathfrak{I}$		Installation location constraint
$\mathfrak{L}$		Latency constraint
$\mathfrak{P}$		Peripheral constraint
$\mathfrak{S}$		Segregation constraint
$\mathfrak{E}$		Power constraint

## Greek Symbols

Symbol	Unit	Description
$\lambda$	$\frac{1}{s}$	Failure rate
$\rho$		Installation resources
$\Phi$		Installation location resources types
$ \Phi $		Number of installation resource types

## Latin Symbols

---

Symbol	Unit	Description
$c$	\$	Costs
$\hat{c}$	$\frac{\$}{m}$	Specific cost of cables
$\acute{c}$	$\frac{\$}{s}$	Specific cost per time
$d$		Device limitations in providing resources
$l$	m	Length or distance
$m$	kg	Mass
$\hat{m}$	$\frac{kg}{m}$	Specific mass of cables
$p$		Propability
$r$		Device resources
$ r $		Number of resource for all device types
$ r_{\kappa} $		Number of resource for a device type
$t$	s	Time
$ x^{\mathcal{D}} $		Number of devices assignment possibilities
$ x^{\mathcal{T}} $		Number of task assignment possibilities

---

## Abbreviations

Abbrv.	Description
<b>A</b>	
AADL	= Architecture Analysis and Design Language
ADCN	= Aircraft Data and Communication Network
AFDX	= Avionics Full DupleX switched ethernet
AIMS	= Airplane Information and Management System
API	= Application Programming Interface
AS	= Avionics Server → CPM
ATA	= Air Transport Association
ATM	= Anyone-To-Many
<b>B</b>	
BAG	= Bandwidth Allocation Gap → AFDX
BAS	= Bleed-Air System
BCD	= Binary Coded Decimal
BP	= Binary Programming (Program)
<b>C</b>	
CAN	= Controller Area Network
CCE	= Concurrent Configuration Engineering
CCS	= Common Core System
COTS	= Commercial-Off-The-Shelf
CPM	= Core Processing Module
CP	= Combined Protocol → A629
CPIOM	= Core Processing Input and Output Module
CRDC	= Common RDC
CSP	= Constraint Satisfaction Problem
<b>D</b>	
DAL	= Design Assurance Level
DIMA	= Distributed Integrated Modular Avionics
DME	= Distribute Modular Electronics
DSP	= Digital Signal Processor

---

<b>Abbrv.</b>	<b>Description</b>
<b>E</b>	
E/E	= Electrical and Electronic
EIS	= Entry Into Service
EMF	= Eclipse Modeling Framework
EMI	= ElectroMagnetic Interference
EPTAS	= Efficient PTAS
<b>F</b>	
FA	= Federated Avionics
FDS	= Fire Detection System
FIFO	= First In First Out
FTU	= Fault Tolerant Unit → TTP
FPTAS	= Fast PTAS
<b>G</b>	
GAP	= General Assignment Problem
GPM	= General Processing Module
<b>H</b>	
HP	= High-Performance → CPM
<b>I</b>	
I/O	= Input/Output
IMA	= Integrated Modular Avionics
IOM	= Input and Output Module
IP	= Integer Programming (Program) Internet Protocol
IPC	= Initial Provisioning Costs
<b>L</b>	
LP	= Linear Programming (Program)
LSP	= Lightning Strike Protection

<b>Abbrv.</b>	<b>Description</b>
<b>M</b>	
MAF	= MAjor (time) Frame → A653
MEL	= Minimum Equipment List
MILP	= Mixed Integer Linear Programming (Program)
MIPS	= Million Instructions Per Second
MMEL	= Master Minimum Equipment List
MO	= Multi-Objective
MOIP	= Multi-Objective Integer Programming (Program)
MTBF	= Mean Time Between Failure
MTBUR	= Mean Time Between Unscheduled Removal
MTTR	= Mean Time To Repair
<b>N</b>	
NFF	= No Failure Found Rate
NVM	= Non-Volatile Memory
<b>O</b>	
OHDS	= OverHeat Detection System
OIC	= Operational Interruption Costs
OS	= Operating System
<b>P</b>	
PP	= Pin Programming
PS	= Pneumatic System
PTAS	= Polynomial-Time Approximation Scheme
PTP	= Peer-To-Peer
<b>Q</b>	
QP	= Quadratic Programming (Program)
QCQP	= Quadratically Constrained QP
<b>R</b>	
RDC	= Remote Data Concentrator
RIU	= Remote Interface Unit
RPIOM	= Remote Processing and I/O Module
RTOS	= Real-time Operating System

<b>Abbrv.</b>	<b>Description</b>
<b>S</b>	
SAT	= (Boolean) SATisfiability
SDI	= Source/Destination Identifier → A429
SG	= Synchronization Gap → A629
SOS	= Special-Ordered-Sets
SSC	= Ship-Set Costs → A429
SSM	= Status/Sign bits → A429
<b>T</b>	
TC	= Time-Critical → CPM
TI	= Transmit Interval → A629
TDMA	= Time Division Multiple Access
TLM	= Transaction Level Model → SystemC
TPP	= Time Triggered Protocol
<b>U</b>	
UDP	= User Datagram Protocol
<b>V</b>	
V&V	= Verification and Validation
VCS	= Ventilation Control System
VL	= Virtual Link → AFDX
<b>W</b>	
WCET	= Worst Case Execution Time

---