

Berichte aus der Halbleitertechnik

Sacha Loitz

**A Property Checking Methodology for Weakly
Programmable System-on-Chip IPs**

Eine Methode zur Eigenschaftsprüfung von schwach
programmierbaren System-on-Chip IPs

D 386 (Diss. Technische Universität Kaiserslautern)

Shaker Verlag
Aachen 2014

Bibliographic information published by the Deutsche Nationalbibliothek

The Deutsche Nationalbibliothek lists this publication in the Deutsche Nationalbibliografie; detailed bibliographic data are available in the Internet at <http://dnb.d-nb.de>.

Zugl.: Kaiserslautern, TU, Diss., 2013

Copyright Shaker Verlag 2014

All rights reserved. No part of this publication may be reproduced, stored in a retrieval system, or transmitted, in any form or by any means, electronic, mechanical, photocopying, recording or otherwise, without the prior permission of the publishers.

Printed in Germany.

ISBN 978-3-8440-2468-5

ISSN 0945-0785

Shaker Verlag GmbH • P.O. BOX 101818 • D-52018 Aachen

Phone: 0049/2407/9596-0 • Telefax: 0049/2407/9596-9

Internet: www.shaker.de • e-mail: info@shaker.de

Over the last years we have seen an increasing trend towards application specific instruction set processors that are designed in order to meet the required flexibility, energy efficiency and performance constraints. In its extreme extend these processors are that specialized that they only offer a limited programmability meeting exactly the demands of the targeted application domain. Such processors are called weakly programmable system-on-chip IPs (WPIP). The focus of these WPIPs is to offer just as much flexibility as required while delivering energy efficiency and performance comparable to that of custom hardware. A main characteristic of these WPIPs is a customized memory architecture with memories being accessed from several pipeline stages.

It turns out that the design flow followed by the designers of such WPIP designs hampers the validation of these IPs. On the one hand simulation based approaches can not achieve a sufficient coverage. Formal verification techniques, on the other hand, can achieve a sufficient coverage, however, the design flow and distributed memory architecture forbid the usage of the verification techniques as they are used in today's formal verification of standard processors.

This dissertation presents a systematic approach to completely verify these WPIP designs. A main aspect of the presented technique is that the verification engineer is only required to specify the intended behavior at the level of well documented pipeline operations resulting in the operational ISA (OISA) model introduced in this work. The additional information required to handle the side-effects of the distributed memory access as well the behavior ensuring that the property set is complete are automatically generated by an analysis of the OISA model.

For WPIPs software and hardware are tightly coupled together making it important to ensure that the combined hardware software system is working correctly. The second part of this work presents how to reuse the property set from the hardware verification for the verification of the software.

The presented approach is demonstrated at the example of two WPIPs for channel decoding. Even so these WPIPs were intensively simulated beforehand several bugs were discovered with the presented formal verification methodology.